




Clock




RAN




MAR & IR




Control Logic




PC




Registers




ALU




Out Register



In Register





Set d'instructions

- ALT
- NOP
- ADD
- ADC
- SUB
- SUC
- JMP
- JMPC
- JMPN
- JMPZ
- OUT
- IN(?)
- LDA
- STA
- LDB
- STB
- LDI


Caractéristiques

- Bus de données 8 bits
- 2560 de mémoire
- Module d'entrée
- LCD?







Ben Cater

- | | |
|-----------|--------------|
| CLK | PC |
| MAR | A Flags |
| RAM | ALU |
| RAM | B Zero-test |
| SR | OUT |
| Stop | Divers |
| Microcode | Signaux CTRL |



Actual




Instruction IN:

- 0 | PGCO, NARI
- 1 | RAMO, IRGI
- 2 | HALT, RGA I, RGI O
- 3 | CLR

Reset Circuit

RST || CLR



	P	F	A	E	G	C	D
0	1	1	1	1	0	1	1
1	1	0	0	1	0	1	0
2	1	0	1	1	1	0	1
3	1	0	1	0	1	1	1
4	1	1	0	1	0	1	0
5	0	1	1	1	0	1	1
6	0	1	1	1	1	1	1
7	1	0	1	1	0	0	1
8	1	1	1	1	1	1	1
9	1	1	1	0	1	1	1

- 7B
- 42
- 5D
- 57
- 66
- 37
- 3F
- 52
- 7F
- 77

